The Design and Use of SimplePower: A Cycle-Accurate Energy ... use the decoded control signals to selectively gate the clock of pipeline register fields ...
Jessica has ported this design onto Xilinx XUPV5. Takes up 92% of the area ... Protoflex: James Hoe, Eric Chung et al at CMU. RAMP Gold: Krste Asanovic et al at ...