... device will be at least partially 'on', dissipating unacceptable amount of ... If the new critical path delay exceeds the user-specified delay increase bound, ...
Leakage Analysis and Minimization using MTCMOS and Dual-Vt. David Z. Pan ... Pi1. P1. P2. P3. P4 [Sirichotiyakul, et al., DAC99] 14. Gate Level Leakage States ...
Title: FPGA Power Reduction Using Configurable Dual-Vdd Author: Fei Li Last modified by: ama1916 Created Date: 12/26/2003 11:10:25 PM Document presentation format