Rotary Router: An Efficient Architecture for CMP Interconnection Networks PowerPoint PPT Presentation

presentation player overlay
1 / 16
About This Presentation
Transcript and Presenter's Notes

Title: Rotary Router: An Efficient Architecture for CMP Interconnection Networks


1
Rotary Router An Efficient Architecturefor CMP
Interconnection Networks
  • P. Abad, V. Puente, P. Prieto, and J.Gregorio
  • ISCA 2007
  • Presenter Zheng Guo

2
Outline
  • Motivation
  • Router Architecture
  • Avoiding Anomalies
  • Performance Evaluation
  • Implementation Viability
  • Summary and Conclusions

3
Motivation
  • The constraints change on chip
  • Wide links are the norm
  • Local information readily available (neighbors)
  • Smaller packets
  • Complex networks.
  • Chip Multiprocessors (CMP)
  • Consume power especially buffering schemes
  • Place area pressure on caches and cores
  • Need simplification
  • How do we deal with issues like HOL blocking,
    adaptive routing and arbitration across a router?

4
Router Architecture
  • Injection into the ring
  • Routing tag
  • Avoid HOL blocking
  • Multiple rotations
  • Dual-port FIFO Buffers (DFB)
  • No centralized structures
  • Crossbars
  • arbitration

5
Router Building BlocksInput Port
  • FIFO buffer and demux
  • Local routing tag computation
  • Ring selection
  • Distance to port
  • Occupancy

6
Router Building BlocksOutput Port
  • Multiplexer buffers
  • Fair access
  • Flow control with neighbor

7
Router Building BlocksBuffering Management
  • Dual-port FIFO Buffer (DFB)
  • Central block
  • Two-pair Read/Write ports

8
Router Building BlocksBuffering Management
  • Buffer bypass logic when output is available
  • Round robin arbitration
  • Delay comparable to Adaptive Bubble Router
  • Area is buffer bound comparable/better than
    traditional routers

9
Operations
  • Arbitration
  • Independent of the of output ports
  • Local
  • Simple FIFO buffer and no HOL blocking
  • Router complexity grows linearly in of ports
  • Low complexity adaptive routing

10
Flow Control
11
Flow Control
  • Virtual cut through with neighbors
  • Bubble flow control for injection limitation
  • Deadlock freedom relies on bubble flow control
  • Occupation based flow control in a ring
  • Levels injection probability across input ports
  • Misrouting
  • Multiple ring traversals marks packet for
    misrouting
  • Take first available port

12
Avoiding AnomaliesDeadlock, Livelock
Starvation
  • Bubble flow control ensures progress and deadlock
    freedom
  • Livelock with very low probability
  • Misrouting is randomized
  • Probability of bubble following cyclic paths is
    very low
  • Starvation is mitigated with adaptive injection
    rates
  • Ring buffer allocation is unfair between
    injection ports and router ports
  • Dynamically throttle injection (required bubble
    count) at router ports

13
Analysis of Power Consumption
  • 88 torus
  • More activity in the router increases power
    consumption
  • More movement time but less execution time
  • Superior latency reduces execution time -gt
    reduces energy-delay product (EDP)
  • Number of turns are low
  • Multiple flow control protocols smooth out the
    flows
  • Never travel more than one clycle

14
Overall Performance
15
Summary and Conclusions
  • A novel architecture
  • Decentralized and scalable, No HOL
  • No virtual channels
  • Topology agnostic
  • Component complexity independent of node degree
  • However, need to better understand effect of
    message size, e.g., cache lines

16
ThanksQuestions?
Write a Comment
User Comments (0)
About PowerShow.com