... an evolution of the CDF Silicon Vertex Trigger (SVT)

1
... an evolution of the CDF Silicon Vertex
Trigger (SVT) A. Annovi for the Fast-Track group
Work during 1998-2003 INFN, University of Pisa,
SNS - Pisa University of Chicago University of
Geneva Co-operating on standard cell
AMChip INFN, University of Ferrara
2

• Fast-Track working principles
• FTK performances overview
• speed size
• track quality
• FTK can grow with the experiment
• Proposed plan
• Possible applications and physics reach
• b-tagging
• e/t selection

More details on Trans. on Nucl. Sci.
papers http//www.pi.infn.it/orso/ftk
3

30 minimum bias events H-gtZZ-gt4m
Where is the Higgs?
m
m
Help!
m
m
Tracks with Ptgt2 GeV
4
CALO MUON TRACKER
Very low impact on DAQ
PIPELINE
LVL1
Ev/sec 50100 kHz
ROD
FE
FE
Fast Track few (Road Finder) CPUs
high-quality tracks Ptgt1 GeV
Buffer Memory
Buffer Memory
Track data ROB
Raw data ROBs
Fast network connection
No change to LVL2
CPU FARM (LVL2 Algorithms)
5

1. Find low resolution track candidates called
   roads. Solve most of the combinatorial problem.

6
SVTs AMChip

• Dedicated device with
• maximum parallelism
• Store all patterns corresponding
• to interesting tracks
• Road search happens during
• detector readout
• How to send all hits to the AM?

7
Simple configuration for the beginning
ATLAS Pixels SCT
Divide into f sectors
1/2 f AM
Allow a small overlap for full efficiency
1/2 f AM
6 buses 40MHz/bus
6 Logical Layers full h coverage
8
AM input bandwidth 40 MHz cluster/bus AM input
buses 6
Logical layer ltcluster/eventgt cluster
rate Pix 0 1300 64 MHz Pix 2
extra 1200 61 MHz SC0 extra 1000
50 MHz SC1 extra 1300 65 MHz SC2
extra 1200 61 MHz SC3 extra 1300
64 MHz
ATLAS-TDR-11
2 FTK processors working in parallel for the
whole PixSi tracker More processors as a backup
option
9
75 9U VME boards 4 types
Pixels SCT
PIPELINED AM
overlap regions
EVENT 1
RODs
EVENT N
50100 KHz event rate
AM-board
HITS
Data Formatter (DF)
DO-board
SUPER BINS
S-links
DATA
ORGANIZER
ROADS
GB
cluster finding split by logical layer
Few CPUs
ROADS HITS
CORE
2nd step track fitting
Offline quality Track parameters
Track data ROB
Raw data ROBs
10
proposed RD program

• Soon in order to have the FTK in the future the
  
• only short term issue is the availability
• of the dual output HOLA. (also useful
• for diagnostic and commissioning)
• Alternative use optical splitters
• 2008 _at_ very low luminosity
• minimal RD FTK system
• very cheap using low density CDF
  AMChip
• (barrel only 40 boards)
• 2009 ? increase the RD system to include disks
• new AMChip for 21033 lumi
• (barreldisks 75 boards)
• 2011 ? upgrade for high lum.

2nd output
1st output
11
How FTK core will look like?
O(50 106) patterns
128 AMChips /board

• offline quality tracking 50 kHz event (21033
  lumi)
• 2 core crates
• 3DF crates

AM-B0
AM-B7
AM-B8
AM-B2
AM-B3
AM-B4
AM-B5
AM-B6
AM-B1
CPU0
CPU2
CPU3
CPU1
Ghost Buster
CUSTOM BACKPLANE
FTK INPUT
12
Pattern Bank generation
ATLAS Barrel (CERN/LHCC97-16) 7 layers 3 Pixel
4 m strip (no stereo) Cylindrical Luminosity
Region R1mm, Dz15cm Generate tracks (Ptgt1
GeV) store NEW patterns
The Associative Memory can store any kind of
tracks Conversions, delta-rays, ks decays
Including them just requires a lager
Associative Memory
15M patterns
13
Track fitting workload
Low luminosity 21033
ltNfit/roadgt
large
thin
thin
large
13 comb x 34 roads 440 comb/track QCD Ptgt40
1.4 fit x 4 roads 6 comb/track QCD Pt10 2.3 fit
x 6 roads 14 comb/track QCD Pt40 7.8 fit x 9.5
roads 74 comb/track QCD Pt100 27 fit x 25 roads
658 comb/track QCD Pt200
Fit/trk a ltNfit/Roadgt x ltNroads/trackgt
14
Timing Performances
Step 2 Software Linear Fit
Nfit/trk 658 74 14 6
Ntrk/ev 17 16 10 8
L1 Trig jet jet soft jet soft m
L1 Rate lt100Hz lt3KHz 5KHz 40KHz
Pt 200 Pt 100 Pt 40 Pt 10
Fits/sec lt1.1MHz lt3MHz 750KHz 3MHz 8MHz
only 8 CPUs (barrel)
Pulsar TF fit/s 10 MHz
PIII 800MHz
Pulsar TF new mez. fit/s gt30 MHz
fit/s 1.1 MHz
Latency Test
Htt 130 comb/trk 34 trk/ev ltlatencygt
1ms max latency 100ms
15

• Track finding within a road is fast
• Fitting in linear approximation
• Testing the linear fit with a fast
• simulation of ATLAS Silicon Tracker

Track parameter residuals s(d0) 17 mm
c2/N
ATLAS Genova M. Cervetto, P. Morettini, F.
Parodi, C. Schiavi, presented on 20-Nov-2002 at
PESA
16
FTK RD status
AMChip AMBoard Data Organizer Ghost Buster Track
Fitter
Data Formatter board Pixel cluster finder
TODO
Pixels SCT RODs
2 core crates road finding track fitting
3 DF crates cluster finding split by layer
S-links
Track data ROB
17
TODO list

• DF board have some ideas
• Pixel cluster finder need RD work
• AMChip new design for 21033 lumi
• AMBoard modify prototype
• Data Organizer modify prototype / new RD
• Ghost Buster Pulsar ??
• Track Fitter CPU or FPGA ???
• FTK simulation needed for design studies

18
FTK RD status
FTK AMBoard Modifing it for CDF SVT upgrade Will
learn from CDF experience then modify it for ATLAS
FTK Data Organizer 1st prototype never fully
tested Need a lot of RAM on board Buffers up to
16 events more complex than SVT HB
19
Hard life for all LVL2 objects!
20
Ru
Calibration sample
1000
100
ATLAS TDR-016
10
eb
0.6
with Fast-Track offline b-tag performances early
in LVL2
ATL-DAQ-2000-033
21
Triggers w/o and with FTK
Scenario L 2 x 1033 deferral
HLT rate (Hz)
HLT selection
LVL1 rate (kHz)
LVL1 selection
40
m20 2m10
0.8 0.2
MU20 2MU6
F. Gianotti, LHCC, 01/07/2002 CMS TDR 6
ATLAS
ATL-COM-DAQ-2002-022
22
Analysis 4 b-jets hjlt2.5 PTj gt 70, 50, 30,
30 GeV efficiency 10
tanb
ATLAS-TDR-15 (1999)
Effect of trigger thresholds (before deferrals)
MA (GeV)
200
23
ATLAS
Swapping trigger algorithms can reduce trigger
rate while increasing efficiency!
CERN/LHCC/2000-17
EF tracking
24
L2x1033 cm-2 sec-1
mH500
mH200
Staged-Pix tau on first calo jet
e (H(200,500 GeV) ? tt, t ? 1,3hX)
Pix tau on first calo jet
TRK tau on first calo jets
TRK tau on both calo jets
Calo tau on first jet
0 0.02 0.06 0.1 0.14
e (QCD 50-170 GeV)
25

• FTK can find offline quality tracks
• _at_LVL1 output rate!
• FTK is very compact
• 2 core crates 3 DFs crates
• (for a first barrel only RD system)
• More efficient LVL2 triggers
• Lower LVL1 LVL2 thresholds and
• save CPU power!
• b-jet, t-jet tagging at rates 10-20 KHz
• more Higgs physics !

26
Cdf/anal/top/cdfr/4158
Events
CDF RunII pseudo exp. (with SVT)
Mbb(GeV)
27
FTK experiment simulation

• Standalone program to produce hits from tracks
  it includes
• multiple scattering
• ionization energy losses
• detector inefficiencies
• resolution smearing
• primary vertex smearing sxy1mm sz6cm

• Detector hits generated from (Pythia)
• QCD10 sample QCD Ptgt10 GeV L1 m6
  
• QCD40 sample QCD Ptgt40 GeV L1 soft
  jet
• QCD100 sample QCD Ptgt100 GeV L1 jet
  
• QCD200 sample QCD Ptgt200 GeV L1 jet
• all samples noise lt5 MBgt.

Road finding 6 layers/7 (FTK simulation)
28
(No Transcript)
29
Timing Performances
Step 1 Pattern Recognition

• Hardware CPU
• 4 AM (40M patterns)
• 8 CPUs
• Ev/sec 50KHz

Barrel
Software future better algorithms (region of
interest)

• AM Simulation
• 107 CPUs
• Ev/sec 50 KHz