CpE 242 Computer Architecture and Engineering Instruction Level Parallelism - PowerPoint PPT Presentation

About This Presentation
Title:

CpE 242 Computer Architecture and Engineering Instruction Level Parallelism

Description:

IF first half of fetching of instruction; PC selection happens here as well as ... RF instruction decode and register fetch, hazard checking and also instruction ... – PowerPoint PPT presentation

Number of Views:45
Avg rating:3.0/5.0
Slides: 47
Provided by: david2996
Category:

less

Transcript and Presenter's Notes

Title: CpE 242 Computer Architecture and Engineering Instruction Level Parallelism


1
CpE 242Computer Architecture and Engineering
Instruction Level Parallelism
2
Recap Interconnection Network Implementation
Issues
  • Interconnect MPP LAN WAN
  • Example CM-5 Ethernet ATM
  • Maximum length 25 m 500 m copper 100
    m between nodes Š5 repeaters optical 1000 m
  • Number data lines 4 1 1
  • Clock Rate 40 MHz 10 MHz
Write a Comment
User Comments (0)
About PowerShow.com