ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices PowerPoint PPT Presentation

presentation player overlay
1 / 15
About This Presentation
Transcript and Presenter's Notes

Title: ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices


1
ECE 3110 Introduction to Digital
SystemsChapter 6 Combinational Logic Design
Practices
Encoders
2
74x138/139 decoders
3
Encoders
  • Multiple-input/multiple-output device.
  • Performs the inverse function of a Decoder.
  • Outputs ( m ) are less than inputs ( n ).
  • Converts input code words into output code
    words.

input code
output code
ENCODER
4
Encoders vs. Decoders
Binary decoders/encoders
  • 2n-to-n encoder
  • Input code 1-out-of-2n.
  • Output code Binary Code
  • n-to-2n
  • Input code Binary Code
  • Output code 1-out-of-2n.

5
Binary Encoder
Binary encoder
I0
I1
I2
Y0
I3
Y1
  • 2n-to-n encoder 2n inputs and n outputs.
  • Input code 1-out-of-2n.
  • Output code Binary Code
  • Example n3, 8-to-3 encoder Inputs

    Outputs

  • I0 I1 I2 I3
    I4 I5 I6 I7 Y2
    Y1 Y0 1 0 0 0 0
    0 0 0 0 0
    0 0 1 0 0 0 0
    0 0 0 0 1 0
    0 1 0 0 0 0
    0 0 1 0 0
    0 0 1 0 0 0 0
    0 1 1 0 0
    0 0 1 0 0 0
    1 0 0 0 0 0
    0 0 1 0 0
    1 0 1 0 0 0 0
    0 0 1 0 1
    1 0 0 0 0 0 0
    0 0 1 1 1
    1

Y2
I4
I5
I6
I7
6
8-to-3 encoder Implementation
I0
  • Simplified implementation- From the truth
    table Y0 I1 I3 I5 I7 Y1 I2 I3
    I6 I7 Y2 I4 I5 I6 I7
  • Limitations - I0 has no effect on the output-
    Only one input can be activated
  • ApplicationHandling multiple devices requests
    But, no simultaneous requests
  • Establishing priorities solve the problem of
    multiple requests

Y2
I1
I2
Y1
I3
I4
I5
Y0
I6
I7
7
Need priority in most applications
8
Priority Encoder
  • Assign priorities to the inputs
  • When more than one input are asserted, the output
    generates the code of the input with the highest
    priority
  • Priority Encoder H7I7
    (Highest Priority) H6I6.I7 H5I5.I6.I7
    H4I4.I5.I6.I7 H3I3.I4.I5.I6.I7
    H2I2.I3.I4.I5.I6.I7 H1I1.
    I2.I3.I4.I5.I6.I7 H0I0.I1.
    I2.I3.I4.I5.I6.I7 IDLE I0.I1.
    I2.I3.I4.I5.I6.I7 - Encoder A0Y0 H1
    H3 H5 H7 A1Y1 H2 H3 H6 H7
    A2Y2 H4 H5 H6 H7

9
8-input priority encoder
  • I7 has the highest priority,I0 least
  • A2-A0 contain the number of the highest-priority
    asserted input if any.
  • IDLE is asserted if no inputs are asserted.

10
74x148 8-input priority encoder
11
74x148 8-input priority encoder
  • Active-low I/O
  • Enable Input
  • Got Something" Group Select
  • Enable Output

12
74x148 Truth Table
13
74x148circuit
14
Cascading priority encoders
  • 32-inputpriority encoder

15
Next
  • Three state devices
  • Multiplexers
  • Reading Wakerly CH-6.6-6.7
Write a Comment
User Comments (0)
About PowerShow.com