ECE U322 Digital Logic Design - PowerPoint PPT Presentation

1 / 33
About This Presentation
Title:

ECE U322 Digital Logic Design

Description:

The demultiplexer is actually identical to a decoder with enable, as illustrated ... Operate in parallel, because of the faster speed attainable. ... – PowerPoint PPT presentation

Number of Views:36
Avg rating:3.0/5.0
Slides: 34
Provided by: millenn8
Category:

less

Transcript and Presenter's Notes

Title: ECE U322 Digital Logic Design


1
ECE U322Digital Logic Design
Oct. 19, 2005
  • Lecture 17
  • Registers
  • Reading Marcovitz 6.2
  • Homework 4 due Thursday, Oct. 20.

lect17.ppt
2
Demultiplexer
  • The demultiplexer is actually identical to a
    decoder with enable, as illustrated below

3
Combinational Logic
  • So far, everything we have done is combinational
    logic
  • Inputs change gt outputs change
  • I can determine what the output is by knowing the
    current inputs
  • I dont need any other information

4
Sequential Logic
  • Sequential Logic
  • Combinational Logic Memory
  • Why do we need memory ?
  • Combinational logic
  • can add two numbers. But
  • No way of adding two numbers, then adding a third
    (a sequential operation)
  • No way of remembering or storing information
    after inputs have been removed.

5
Example Alarm Clock
6
Sequential Circuits Get memory through
feedback Outputs of circuit feed back to
inputs
7
Latches
  • Latches are the simplest memory elements
  • A latch stores one bit of data
  • Latches are built from logic gates
  • Get memory with feedback
  • connect outputs back to inputs
  • Flip-flops are made of latches.

8
D Flip-Flop
preset
S
clear
9
D Flip-Flop Timing
D
C
QFF
10
Registers
  • Perform data-processing tasks.
  • Comprised of
  • Flip-flops
  • To hold data.
  • Gates
  • To determine the new or transformed data to be
    transferred into the flip-flops.
  • An n-bit register stores n bits.

11
4-bit Register
12
  • Load
  • transfer of new information into a register.

13
4-bit Register Symbol
14
Register with Parallel Load
15
Shift Registers
  • Registers capable of shifting stored bits
    laterally in one or both directions.

16
4-bit Shift Register
17
Serial Mode
  • When information in the system is transferred or
    manipulated one bit at a time.

18
Serial Transfer
  • Information is transferred one bit at a time by
    shifting the bits out of one register and into a
    second register.

19
Serial Transfer
20
Example of serial transfer
21
Difference Between Serial and Parallel
  • Parallel
  • information is available from all bits of a
    register, and all bits can be transferred
    simultaneously during one clock pulse.
  • Serial
  • the registers have a single serial input and a
    single serial output, and information is
    transferred one bit at a time.

22
Space and Time Trade-off
  • Operate in parallel, because of the faster speed
    attainable.
  • Serial operations are slower, but have the
    advantage of requiring less hardware.

23
Serial Addition
24
(No Transcript)
25
Recall Parallel Adder
26
Comparison between serial and parallel adder
27
Shift Register with Parallel Load
Symbol
28
(No Transcript)
29
  • Unidirectional shift register
  • Capable of shifting in only one direction.
  • Bi-directional shift register
  • Can shift in both directions.

30
(No Transcript)
31
Bi-directional Shift Register
32
Function Table
Symbol
33
Midterm1 Statistics
  • Average 79
  • Median 84
  • Standard Deviation 21
  • Max 100
Write a Comment
User Comments (0)
About PowerShow.com