Digital Timing and Carrier Synchronization - PowerPoint PPT Presentation

1 / 18
About This Presentation
Title:

Digital Timing and Carrier Synchronization

Description:

Output to a Accumulator to Simulate Rotating Phasor. Rotator. Rotates Chosen Stream by Sum of DPLL Phase Update and Accumulator Phase Update. Correlator ... – PowerPoint PPT presentation

Number of Views:209
Avg rating:3.0/5.0
Slides: 19
Provided by: paulh106
Category:

less

Transcript and Presenter's Notes

Title: Digital Timing and Carrier Synchronization


1
Digital Timing and Carrier Synchronization
  • Paul Husted
  • Professor Robert Brodersen

2
Motivation
  • Increased Algorithm Complexity
  • Designed to Better Utilize Channel
  • Requires Very Accurate Synchronization
  • Low Power Requirements
  • Preserve Battery Life for Mobile Applications
  • Low Power CMOS Digital Design Capability
  • Increased Digital Circuitry Reduces Analog
    Complexity to Save Power

3
System Specifications
  • Direct Sequence CDMA System
  • Data Uses Length 31 MLSR Code
  • Up to 31 Users May Transmit Simultaneously
  • Chip Rate of 25 MHz
  • QPSK Symbols Allow Bit Rate of 1.61 Mbit/s
  • System Assumes 15 dB SNR
  • Allows 10-5 BER
  • Max 100 ns Channel Length Assumed

4
Pilot Sequence
  • Pilot Sequence Transmitted Periodically
  • Uses Unmodulated Length 31 MLSR Code
  • Interacts with Data Code as Gold Code
  • Multiple (10-15) Repetitions of MLSR Code
  • Pilot Sequence Allows
  • Carrier Offset Estimation
  • Symbol and Chip Timing Determination
  • Packet Synchronization

5
Sigma-Delta A/D
  • Oversampled Converter Uses Decimation Filterting
    to Provide Output
  • 25 Msample/sec (200 Mhz Oversample Rate)
  • 10 bits
  • Additional Decimation Filters Used
  • Provide 8 Evenly Spaced 25 Ms/sec Streams
  • Digital Circuitry Chooses Best Stream
  • Combining Streams Leads to Lower SNR

6
Synchronization Block Diagram
7
Pilot Detection
  • 3 Evenly Spaced Streams Passed Through Pilot
    Matched Filter
  • Dual Threshold System Detects Pilot
  • Pilot Code Correlation Value Must Exceed
    high_thresh
  • Sum of Pilot Code Correlation Values Between
    Peaks Must be Below low_thresh
  • Second In-Phase Correlation Value Must Again
    Exceed high_thresh
  • Variable Thresholds Set Based on Received Signal
    Power Estimate

8
Pilot Detection - cont.
  • Adaptive Thresholds Found Empirically
  • Many Thanks to Andy!

9
Pilot Detection cotd.
  • Attempt to Ensure Extremely Low Probability of
    False Pilot Detection
  • Missed Detection May Lead to Packet Loss
  • False Pilot Detection
  • May Temporarily Cause Loss of Synchronization
  • May Cause Loss of Multiple Packets
  • Probabilities of Missed Detection and False Alarm
    Depend on Channel Conditions

10
Fine Timing and Carrier Synch
  • MACs Borrowed from Correlator for
  • Carrier Offset Estimate Determined
  • Initially, ? 1 ? 1
  • In Steady State, ?n ?n-1 ? n
  • Accumulator Creates Opposite Rotating Phasor

11
Length of Pilot Symbol
  • The Variance of the Frequency Estimation is
    Determined by
  • L Length of Observation Window
  • D Spacing Between Observed Values

12
Frequency Estimation Results
  • Measured Values vs. Theory

13
Digital Phase Locked Loop
  • Data-Aided Mode
  • Creates Coherent Mode During Pilot
  • Decision Directed Mode Runs During Data

14
Digital Phase Locked Loop cotd
  • Phase updated as
  • Linear Response When Close to Correct Phase
  • Update Has Same Sign as Linear Detector
  • Easy to Implement
  • Does Not Require Lookup Table of Linear Detector

15
Digital Phase Locked Loop cotd
  • Loop Filter is Built as a 2 Tap FIR
  • Phase Transfer Function Becomes
  • FIR Not Restricted to be Monic
  • Scaling of Tap Values Can Create Lowpass Filter
    with Sharp Cutoff

16
CORDIC Blocks
  • Angle Estimator
  • Takes Real and Imaginary Components from Carrier
    Offset Estimator as Inputs
  • 8-stage Recursive in 4 cycles
  • Output to a Accumulator to Simulate Rotating
    Phasor
  • Rotator
  • Rotates Chosen Stream by Sum of DPLL Phase Update
    and Accumulator Phase Update

17
Correlator
  • Multi-User Detection (MUD) System
  • Adapts to Environment
  • Multipath Gain Estimates
  • Correlation to Other Users
  • Significantly Improves Performance
  • Non-Adaptive Correlator
  • Uses Fixed /-1 Tap Values
  • Easier to Implement
  • Implemented on this Test Chip

18
Conclusion
  • Low Power Synchronization Design
  • Additional Digital Circuitry Allows for Less
    Complex Analog Circuitry
  • Free Running Oscillator instead of VCO
  • Relaxed Requirements for Analog Components
  • Digital Circuitry Uses Less Power than Analog
  • MACs Time Multiplexed from MUD
  • Packet Style System for Networks
  • Compensates for Indoor Channel
Write a Comment
User Comments (0)
About PowerShow.com