EGEE 4110 Digital Signal Processing Lecture 4 - PowerPoint PPT Presentation

1 / 10
About This Presentation
Title:

EGEE 4110 Digital Signal Processing Lecture 4

Description:

Digital System Structures. Professor Timothy Tuinstra ... in DSP designs essentially imply a memory register large enough to hold one ... – PowerPoint PPT presentation

Number of Views:77
Avg rating:3.0/5.0
Slides: 11
Provided by: TUIN
Category:

less

Transcript and Presenter's Notes

Title: EGEE 4110 Digital Signal Processing Lecture 4


1
EGEE 4110Digital Signal ProcessingLecture 4
  • Digital System Structures
  • Professor Timothy Tuinstra

2
Basic DSP Building Blocks
xn
axn
a
3
Basic DSP Building Blocks
Note Delay blocks in DSP designs essentially
imply a memory register large enough to hold one
sample at whatever precision the architecture
requiresi.e. a delay is a memory element!
4
Filter Interconnections
  • The associative property of convolution allows us
    flexibility when we create digital systems.


5
Filter Interconnections
  • The distributive property of convolution also
    allows us flexibility when we create digital
    systems.

hn
xn

hngn
xn

gn
xn
6
Filter Structures
  • Why do we care about filter structures?
  • Study of filter structures gives us important
    insights into hardware implementations.
  • Digital filters are straight-forward to implement
    on FPGA chips using VHDL, AHDL, or graphical
    interface
  • Study of filter structures gives us important
    insights into software implementations
  • C
  • Fortran

7
Structures for FIR filters
  • Recall the difference equation for an FIR
  • This FIR requires M locations in memory

8
Structures for FIR filters
b0
xn

z-1
b1
z-1
bM
9
Structure for IIR Filters (Systems)
  • Recall the general difference equation for IIR
    filters

IIR portion
FIR portion
10
Structure for IIR Filters
xn
yn
b0


z-1
-a1
b1
z-1
b2
-a2
Write a Comment
User Comments (0)
About PowerShow.com