Potentials of R - PowerPoint PPT Presentation

1 / 65
About This Presentation
Title:

Potentials of R

Description:

Modena, Ferrara, Siena, Pisa, Salerno, Napoli, ... Jerry Friedman. 2003: Harry Kroto. 52 /65. University of Ulm. Reverse Engineering of GeForce2-4 ... – PowerPoint PPT presentation

Number of Views:41
Avg rating:3.0/5.0
Slides: 66
Provided by: goran4
Category:
Tags: potentials

less

Transcript and Presenter's Notes

Title: Potentials of R


1
Potentials of RD for ICT in Cooperation with
IPSI Belgrade

An Overview of IPSI Belgrade Projects for
High-Tech Computer Industry in the USA and EU
2
IPSI Belgrade
  • IPSI Belgrade - Jointly founded by
    German/USA/Serbian capital
  • Some of the most recent partners -
    Fraunhofer IPSI, Darmstadt, Germany - Telecom
    Italia Learning Services, LAquila, Italy -
    NYU, School of Continuous Professional Studies,
    USA - StorageTek, Colorado, USA

3
Employees and Associates
  • CEOProf. Dr. Veljko Milutinovic, Fellow of the
    IEEE,Electrical Engineering, University of
    Belgrade, Serbia
  • Senior ConsultantProf. Dr. Erich NeuholdIPSI
    Fraunhofer, Darmstadt, Germany
  • Jovic Darko, Babovic Zoran, Toskov Ivan, Vujovic
    Ivana, Omerovic Sanida, Vujnovic Damjan, Krunic
    Jelena, Milic Bratislav, Milutinovic Darko,
    Nikezic Gavro, Radakovic Miroslav, Skundric
    Nikola, Minic Predrag, Stanic Sasa, Korolija
    Nenad, Rudan Sasa, Kovacevic Aleksandra, etc.

4
(No Transcript)
5
Selected IPSI Belgrade Services
  • Workspaces of the Future- Environments for
    Cooperative Working and Learning- Virtual
    Information and Knowledge Environments- Mobile
    Interactive Media- Open Adaptive Information
    Management Systems- Publication Engineering and
    Technology- Hardware Design and Operating
    Systems- Networks and WWW- Infrastructure for
    E-Business on the Internet

6
General Project Structure
  • Industrial Research
  • Phase 1 Survey, and Generation of
    Embryonic Ideas
  • Phase 2 Analytic Analysis and Comparison
    (1K)
  • Phase 3 Simulation Analysis and Comparison
  • Phase 4 Implementation Analysis and
    Comparison

7
General Project Structure
  • Industrial Development
  • Phase 1 Product Requirements
  • Phase 2 Intra Module Coding
  • Phase 3 Inter Module Integration
  • Phase 4 Exhaustive Verification

8
Some Recent Educ Projects
  • Frankfurt/M, Frankfurt/O, Magdeburg, Berlin,
    Hagen, Koblenz, Kaiserslautern, Erlangen, TUM,
    IPSI FhG, Karlsruhe, Ulm, ...
  • NYU, Purdue, Dartmouth, Hawaii,
  • Modena, Ferrara, Siena, Pisa, Salerno, Napoli,
  • Tech De Monterrey, Tech De Durango, UNAM, La
    Salle,
  • St. Marys, Dalhousie,
  • RIT, Skoevde, Karlskrona, Karlstadt,
  • Valencia, Barcelona, Madrid, Oviedo,

9
Some Recent RD Projects
  • NCR, Encore/Compaq/HP, SUN, Intel,
  • Comshare, Zycad, QSI, Virtual,
  • TechnologyConnect, BioPop, eT, MainStreetNetworks,
  • Salerno, Pisa, Siena, LAquila, ...
  • Ulm, Darmstadt,

10
RD Methodology
  • Introduction
  • Problem Statement
  • Criticism of Existing Solutions
  • Proposed Solution
  • Conditions and Assumptions
  • Details (1k)
  • Mathematical Analysis
  • Simulation Analysis
  • Implementation Analysis
  • Conclusion

11
Internet Servers
12
NCR NextGen PC for E-Business
  • Cache coherence maintenance Hardware approach
  • Cache coherence maintenance Software approach
  • Accelerator chip for windowing
  • Accelerator board for dbase applications
  • Prefetching on the "silence" for disk cacheing
  • Accelerator chip for text compression
  • Accelerator chip for JPEG/MPEG

13
SMP in Action

M
P
14
ENCORE/COMPAQ/HP
  • Improved RMS for PC, and its prototype
  • The RM/MC for PC approach, and its analysis
  • Simulation of selected DSM approaches, and
    their comparison (RMS, KSR, and SCI)
  • Search for the optimal RMS inteconnect
    technology

15
DSM in Action
16
Prologue
17
Epilogue
18
Cutting the Edge
  • Top Down Technologies
  • i860
  • Selected microprocessor models
  • QSI
  • An ATM router chip
  • In-memory processing

19
Response Industry
20
Response Academia
Flynn, M. J., Computer Architecture, Jones and
Bartlett, USA (96)position 1 (12
citations) Bartee, T. C., Computer Architecture
and Logic Design, McGraw-Hill, USA (91)position
1 (2 citations) Tabak, D., RISC Systems (RISC
Processor Architecture), Wiley, USA (91)position
1s (6 citations) Stallings, W., Reduced
Instruction Set Computers (RISC Architecture),
IEEE CS Press, Los Alamitos, California, USA
(90)position 1s (3 citations) Heudin, J. C.,
Panetto, C., RISC Architectures, Chapman-Hall,
London, England (92)position 3s (2
citations) van de Goor, A. J., Computer
Architecture and Design, Addison Wesley, Reading,
Massachusetts, USA (2nd printing, 91)position 4s
(3 citations) Tannenbaum, A., Structured Computer
Organization (Advanced Computer Architecures),
Prentice-Hall, USA (90)position 5s (4
citations) Feldman, J. M., Retter, C. T.,
Computer Architecture, McGraw-Hill, USA
(94)position 7s (2 citations) Stallings, W.,
Computer Organization and Architecture,
Prentice-Hall, USA (96)position 9s (3
citations) Murray, W., Computer and Digital
System Architecture, Prentice-Hall, USA
(90)position gt10s (2 citations) Wilkinson, B.,
Computer Architecture, Prentice-Hall, USA
(91)position gt10 (2 citations) Decegama, A., The
Technology of Parallel Processing (Parallel
Processing Architectures), Prentice-Hall, USA
(90)position gt10s (2 citations) Baron, R. J.,
Higbie, L., Computer Architecture,
Addison-Wesley, USA (92)position gt10s (1
citation) Tabak, D., Advanced Microprocessors
(Microcomputer Architecture), McGraw-Hill, USA
(95)position gt10s (1 citation) Zargham, M. R.,
Computer Architecture, Prentice-Hall, USA
(96)position gt10s (1 citation) Hennessy, J. L.,
Patterson, D. A., Computer Architecture A
Quantitative Approach, Morgan-Kaufmann, USA
(96)na (0 citations) Hwang, K., Advanced
Computer Architecture, McGraw-Hill, USA (93)na
(0 citations) Kain, K., Computer Architecture,
Addison-Wesley, USA (95)na (0 citations)
21
N.B.
ERRORS MADE
LESSONS LEARNED
22
1
23
2
24
3
25
The Split Temporal/Spatial Cache
  • Veljko Milutinovic, Boris Markovic, Milo
    Tomaevic, Aleksandar Milenkovic,

    and MarkTremblay
  • IFACT
  • Department of Computer Engineering
    School of Electrical Engineering
    University of
    Belgrade POB
    35-54 11120 Beograde,
    Serbia
  • ?

__________________________________________________
_________________________ Boris Markovic is
with the University of Montenegro, Podgorica,
Montenegro Mark Tremblay is with the SUN
Microsystems, Palo Alto, California, USA
26


MM
RUN.time
  • C2.temp
  • COMPILE.time

C1.spat
  • C1.temp

PFB
SPLIT TEMPORAL/SPATIAL CACHE
27
The Injection Cache
Veljko Milutinovic, Aleksandar Milenkovic, Davor
Magdic, and Gad Sheaffer
IFACT Department of Computer Engineering
School of Electrical Engineering
University of Belgrade
POB 35-54 11120 Beograde, Serbia
?
__________________________________________________
______________________ Gad Sheaffer is with
the Intel Corporation, Beverton, Oregon, USA
28

PRODUCER
IN
CONSUMER
EARLY
LATE
C2
t
t
C1
c
P
CACHE INJECTION
29
Integrated Systems
30
VLSI Detection
for Internet/Telephony Interfaces
Goran Davidovic, Miljan Vuletic, Veljko
Milutinovic, Tom Chen, and Tom Brunett
?
eT
31

USERS...
. . .
Superposition/DETECTION
Superposition/DETECTION
SPECIALIZED
INTERNET
REMOTE
SITE
SERVICE
PROVIDER
HOME/OFFICE/FACTORY AUTOMATION ON THE INTERNET
32
Reconfigurable FPGA for EBI
Boidar Radunovic, Predrag Kneevic, Veljko
Milutinovic, Steve Casselman, and John
Schewel
?
Virtual
33

USERS
. . .
SPECIALIZED
INTERNET
SERVICE
PROVIDER
VCC
VCC
CUSTOMER SATISFACTION vs CUSTOMER PROFILE
34
Browser Acceleration
Gvozden Marinkovic, Dragan Jandric, Vladimir
Ivanovic,
Veljko Milutinovic, and Tom Chen
?
MainStreetNetworks
35
What is the Major Bottleneck?Rendering!


36
BioPoP
  • Veljko Milutinovic, Vladimir Jovicic, Milan
    Simic,
  • Bratislav Milic, Milan Savic, Veljko Jovanovic,
  • Stevo Ilic, Djordje Veljkovic, Stojan Omorac,
  • Nebojsa Uskokovic, and Fred Darnell

?
  • isItWorking.com

37
Testing the Infrastructure for EBI
  • Phones
  • Faxes
  • Email
  • Web links
  • Servers
  • Routers
  • Software
  • Statistics
  • Correlation
  • Innovation

38
CNUCEIntegration and Dataminingon Ad-Hoc
Networks and the Internet
Veljko Milutinovic, Luca Simoncini,
and Enrico Gregory
?
University of Pisa, Santanna, CNUCE
39

GSM
Internet
DM
Ad-Hoc
Ad-Hoc
40
Intelligent Search
41
Genetic Search with Spatial/Temporal Mutations
Jelena Mirkovic, Dragana Cvetkovic, and Veljko
Milutinovic
?
Comshare
42
Drawbacks of INDEX-BASED Time
to index rankingAdvantages of LINKS-BASED

Mission critical applications
customer tuned ranking
Well organized markets Best first search If
elements of disorder G w DB mutations Chaotic
markets G w S/T mutations
Provider
43
e-Banking on the Internet
  • Milo Kovacevic,Veljko Milutinovic, Marco
    Gori, and Roberto Giorgi

?
University of Siena
44
Bottleneck1 Search for Clients and Investments
1472
University of Siena Banco di Monte dei Paschi
45
Infrastructure for Collaboration
46
Technology Transfer
Veljko Milutinovic, Wendy Chin, Bob Richardson,
and Jerome Friedman
?
TechnologyConnect.com
47

216 B lt10 lt1
48
SocratenonDistant Web Education Engine
Nenad Nikolic, Milan Milicevic, Milan Trajkovic,
Dragan Milicev, Veljko Milutinovic, and Massimo
Desanto
?
University of Salerno
49

50
SSGRROrganizing Conferences via the Internet
Zoran Horvat, Natasa Kukulj, Vlada Stojanovic,
Dusan Dingarac, Marjan Mihanovic, Miodrag
Stefanovic,Dusan Savic, Bratislav Milic,
Zaharije Radivojevic, Ivana Vujovic, and Ivan
Toskov, Veljko Milutinovic, and Frederic
Patricelli
?
SSGRR, LAquila
51

2000 Arno Penzias 2001 Bob Richardson 2002 Jerr
y Friedman 2003 Harry Kroto

52
University of UlmReverse Engineering of
GeForce2-4
  • Sasa Jandric, Zaharije Radivojevic, Milos
    Cvetanovic, and Veljko Milutinovic

?
53
010101000001101101
  • Developing system control programs (drivers) for
    GeForce 2-4, for the Plurix operating system
  • Main advantage of the GeForce chip (called
    graphical processor) is the use of 3D
    accelerating functions
  • Reversed engineering is used as a technology for
    finding previous information on the GeForce chip

54
IPSI FhG DarmstadtInternet 3D Gallery

Marinkovic Ivan, Stojanovski Aleksandar,
Radakovic Miroslav, Nikezic Gavro, Skundric
Nikola, Milutinovic Darko, Zivic Marko, Anucojic
Goran, Vujovic Ivana, Toskov Ivan, and
Milutinovic Veljko
?
55
Dream Search
  • Creating Web based art gallery with look and
    feel of the real world exhibitions
  • Dynamically generated, with content based search
    engine (including image recognition)
  • Made in ASP.NET using C as code-behind, and
    ADO.NET for database access database server is
    SQL Server 2000 communication with the database
    through XML 3D designed with VRML

56
3D MMI
57
Summary
  • The worlds best journals - IEEE
  • A European record in ICT (50)
  • Books with Nobel Laureates (7)
  • Kenneth Wilson, Ohio (North-Holland)
  • Leon Cooper, Brown (Prentice-Hall)
  • Robert Richardson, Cornell
    (Kluwer-Academics)
  • Jerome Friedman, MIT (IOS Press)
  • Herb Simon (Kluwer-Academics)
  • Harold Kroto (Academic Mind Press)
  • Arno Penzias (Academic Mind Press)

58
The On-Going Projects
  • StorageTek, Colorado, USA
  • Panthesis (exBoeing), Oregon, USA
  • Wall Street Journal, New York, USA
  • Fraunhofer IPSI, Darmstadt, Germany
  • Finsoft, London, England
  • STC, Uppsala, Sweden

59
DSFS - Digital Sealed File System
  • Goal System for Data Modification Detection
  • StampTool Smart Card
  • Input Hash
  • Output Stamp Public Key
  • Verification Body
  • Calculation of Hash Value
  • Comparison with Encrypted Stamp
  • PublishingTool
  • Public Key Distribution
  • Several Possible Solutions Depending on a Purpose
  • StorageTek/A

60
Multi-Domain Metadata for a More Automated ILM
Storage Manager
  • Motivation The human componentof the TCO (total
    cost of ownership)becomes significant today due
    tocosts of monitoring and control.
  • Idea More important and useful data (or
    metadata) about stored information can be
    gleaned and collected from the storage systems
    and the servers that use them.
  • StorageTek/B

61
MPEG-1/2 Multiplexer
  • A Software Tool/Framework for Creating MPEG-1/2
    System Stream
  • Input Streams for Multiplexing
  • MPEG-1/2 Audio Streams
  • MPEG-1/2 Video Streams
  • AC3 Audio Stream
  • Proposed Solution is
  • full Object Oriented,
  • Implemented in C,
  • and Easy to Use
  • Fraunhofer/A

62
Business Process Matchmaking
  • The Goal of this Project was to
  • Develop a Matchmaking Engine,
  • the Multi-tiered J2EE Application,
  • that will Enable
  • Efficient Business Process Matchmaking
  • Business Processes were Described Using the
    Annotated Finite-state Automata
  • Fraunhofer/B

63
Panthesis/A
  • E-Learning with SWAN

64
Panthesis/B
  • Improvements of E-Learning with SWAN

65

http//galeb.etf.bg.ac.yu/vmhttp//www.ipsi.co.yu
/ e-mail vm_at_etf.bg.ac.yu office_at_ipsi.co.yu
Write a Comment
User Comments (0)
About PowerShow.com