A Hardware Implementation of the Blowfish Cipher - PowerPoint PPT Presentation

About This Presentation
Title:

A Hardware Implementation of the Blowfish Cipher

Description:

Outline Introduction Blowfish Algorithm Hardware Architecture Hardware Requirement Conclusion Introduction Blowfish Algorithm Block cipher : ... – PowerPoint PPT presentation

Number of Views:242
Avg rating:3.0/5.0
Slides: 15
Provided by: vlsi8
Category:

less

Transcript and Presenter's Notes

Title: A Hardware Implementation of the Blowfish Cipher


1
A Hardware Implementation of the
Blowfish Cipher
  • Michael C.-J. Lin Youn-Long Lin
  • Department of Computer Science
  • Tsing Hua University
  • Hsin-Chu, Taiwan 300, R.O.C

2
Outline
  • Introduction
  • Blowfish Algorithm
  • Hardware Architecture
  • Hardware Requirement
  • Conclusion

3
Introduction
  • Blowfish Algorithm
  • Block cipher 64-bit block
  • Variable key length 32 448-bit key
  • Unpatented and royalty-free, no license required
  • Hardware Implementation
  • datapath addition, xor ( 32-bit operand )
  • memory 4K bytes

4
Blowfish Algorithm
  • Key expansion Data encryption
  • Key expansion ( Initialization )
  • key expanded to P array and S box ( total
    4148-byte )
  • P array ( P1 P18 each 32-bit )
  • S box array ( 4-box, each includes S0 S255 ,
    each 32-bit )
  • Data encryption
  • key permutation, key and data substitution
  • only add and xor operation, 32-bit operand

5
Key expansion
  • Step 1
  • 1.expand key to 576-bit
  • 2.xor with P array
  • 3.store results of 2 in P array
  • Step 2
  • datal 0x00000000
  • datar 0x00000000
  • for (i 0 i lt 16 i 2)
  • Blowfish_encipher(datal, datar)
  • bf_Pi datal
  • bf_Pi 1 datar
  • for (i 0 i lt 3 i)
  • for (j 0 j lt 255 j 2)
  • Blowfish_encipher(datal, datar)
  • bf_Sij datal
  • bf_Sij 1 datar

Fig 1. Key Expansion
6
Data encryption
  • Fig 2. Data Encryption Flow

7
Function F
Fig 3. Function F
8
Hardware Architecture
Fig 4. Chip Specification
Table 1. Mode Spec.
9
Hardware Architecture
Fig 5. Top Module
10
Hardware Architecture
  • e1 Finish loading data from ROM to SRAM
  • e2 Finish initialization and mode ! 1
  • e3 Finish encryption and mode ! 2
  • e4 Finish decryption and mode ! 3

Fig 6. FSM of Controller
11
Hardware Architecture
Fig 8. Blowfish
12
Hardware Architecture
Fig 7. Core
13
Hardware requirement
  • Memory
  • SRAM ( 4K bytes for S box ) 8 mm2
  • ROM 4K bytes
  • Random logic 10K gates
  • ROM compiler 2mm2
  • Blowfish 12K gates
  • Datapath 10K gates
  • Controller 2K gates
  • Report area Compass 0.6?m cell library
  • Speed predict 100 MHz

14
Conclusion
  • Key length is variable 32 448-bit
  • Suitable application
  • Key doesnt change often ( ex. Communication link
    )
  • Compact only 4K bytes memory
  • Simple operation addition, xor and table look-up
Write a Comment
User Comments (0)
About PowerShow.com