Title: Seminar
1???? ?? ?? ?? ?? ? ????? ???
????? ???
http//edu.idec.or.kr
2? ?
- ??
- ?? ??
- ??? ???
- ??? ???? ??
- ??? ???? ??
- ??
3? ?
???????
4?? ?? ? ??
- ????
- ??? ??? ?? ???? ? ??? ??? ??? ???? ??? ??? ???
??? ???? - ????
- ??? ???? ????
- ??? ???? ??? ????
- ??? ???? ??? ??? ????
5?? ??? ?? ???
6????? ???
- ????
- VCR
- LP?
- ??? ???
- TV
- ???
- ???
- AM, FM
- ???
- ???
- DVR
- CD
- MP3
- ??? TV
- ??? ???
- ??? ???
- DAB
- ???
7Media Convergence
????/???/DSC
VOD / MP3
WLAN/UWB ??
3D Game
PC
??? ???
Source SIEMENS
Personal G/W
Navigator
Health
8???????
????
9???? ??
- Carrier
- Message Signal
- Amplitude-Modulated Signal
- Frequency-Modulated Signal
10??? ?? ???? ???
Channel Coding
Modulation
Multiple Access
Source Coding
Channel Decoding
Demodulation
Multiple Access
Source Decoding
11Source and Channel Coding
channel
source coding
channel decoding
source decoding
channel coding
12Channel Coding Error Detection
- Parity Check
- Even parity
- 01010 ? 001010
- Odd parity
- 01010 ? 101010
13Channel Coding Error Correction - 1
- (3,1) code
- 0 ? 000
- 1 ? 111
- If 010 is received,
- decision 0
- If 011 is received,
- decision 1
14Channel Coding Error Correction - 2
- (5,2) code
- 00 ? 00000
- 01 ? 01011
- 10 ? 10101
- 11 ? 11110
- If 01000 is received,
- decision 00
- If 01010 is received,
- decision 01
15Digital Modulation
Phase Shift Keying
Frequency Shift Keying
Amplitude Shift Keying
16Amplitude Shift Keying
Baseband signal Am
Bandpass signal Am cos2?fct
Carrier cos2?fct
Receiver
Decision
cos2?fct
17Multiple Access
- Multiple Access
- Sharing of medium by many users
- Purpose
- ??? ?? ??? ?? ???? ???? ??
- communication resource? ????? ???? ??
- FDMA(Frequency Division Multiple Access)? ??
- ?? ?? ??? ????? FDMA
18Frequency-Division Multiple Access
user 4
Guard band
Frequency
user 3
Guard band
user 2
Guard band
user 1
Time
19Time-Division Multiple Access
Frequency
user 1
user 2
user 1
user 2
Guard time
Guard time
Guard time
Guard band
Time
20Code-Division Multiple Access
user 1, 2, 3, 4
Frequency
Time
21??? ???
???????
22Applications Beat Moores Law
Battery Capacity
23Handphone Hardware
24CDMA ??? ?? - 1
LCD Application S/W UI
??? ?? ?? ??????? ??? ??
RF
???? ??? ??? ??? ??? ??
PLL
Baseband Analog Processor ???? ????
Modem Processor ????? Digital? ?? ?? SOFTWARE?
?? ???? ?? ??? ???? ????
??
?? S/W (Layer 1,2,3)
Battery
25CDMA ??? ?? - 2
Mobile Station Modem
LCD
Base- Band Analog
???
??
???
? ??
?????
Duplexer
??
???
??
???
???
26SOC(System On a Chip)
1995?
2003?
CPU
DSP
CPU
DSP
Mem
Logic
System
Memory
Logic
- 0.13?m
- 1000? gate
- System? 1 chip?
27???? SOC? ??
- 1M gates
- Intellectual Property (IP)
- H/W S/W Codesign
- System Level Verification Tools
- Deep Submicron Technology
- Mixture of Blocks
- Microprocessor
- DSP
- Embeded Memory
- I/O Bus interface
- User defined ASIC Logic
28SOC?? CDMA ??
Product SCOM3000, CDMA modem
processor Die Size 76 x 8 ? ( 035um ) 2MB
Protocol Stack Software ARM RISC OAK
DSP 8K/13K QCELPS Speech Coders 8K EVRC Speech
Code 16msec Acoustic Echo Canceller DFM (AMPS)
Firmware Speech Recognition
SCRATCH SRAM
CDMA AMPS MODEM
DSP PROCESSOR
DSP PGM ROM
DSP DATA SRAM
OAK Peri
Viterbi Decoder
DATA ROM
ARM CPU
ARM Peri
29Typical Wireless System Using SOC
30?? ??? ??
???????
31??? ?? ????
?? ??
FPGA
Algorithm ??
?? ASIC (ES,CS)
?? ??
????
?? S/W (Layer 1,2,3 S/W)
32HW/SW Codesign Coverification
33Top-down Design Concept
Architecture Design
Performance Optimization
Synthesized Netlist
Netlist with Test
Optimized Netlist
RTL Spec
RTL Gate Design
Optimizations
Refinements/ ECOs
Spec Iterations
Test Insertion Clk Tree Insertion
Physical Design
Physical Optimization
Place Route
34SoC Design Methodology
Issues
Methodology
Spec.
Design
Verification
Behavioral Design
System-level design
SOC Verification
Architectural Design
IP Reuse
DFT and Test
SOC Issue
RTL to GDS
RTL Design
SW Design
Signal Design Integrity
VDSM Issue
Chip Imple- mentation
System Integration
35Challenges in Very Deep-Submicron Design
- VDSM
- Higher resistance
- Higher cross-coupling
- Non-linear timing
- IR drop
- Electromigration
- Inductance
- Capcitance
- SOC
- Time-to-market
- Larger die, larger database
- Larger design space
- Long wires, more density
- Higher clock speeds
- Reuse, IPs
Require detailedanalysis to understand physical
interactions
Need abstraction levels to manage complexity
36Design Tradeoff (Performance vs. Flexibility)
Performance (Speed Power Cost)
ASIC/ASSP SoC
Goal
SoC platform
Programmable (uP, DSP or FPGA)
Flexibility Time to Market
Source DesignCon2001 (Chameleon)
37The Energy-Flexibility Gap
38SoC Technology
Architecture
- Software Defined Radion (SDR)
- Reconfigurable Microprocessor
- Network on a Chip
Low Power
- Dynamic Voltage Scaling
- Non-Volatile Logic
Silicon Process
Design Methodology
- System in Package (SIP)
- MEMS
- Nanotechnology
- Platform-based Design
- Reusable Ips
- HW/SW Codesign and
- Coverification
39CPU
40DSP
- CPU vs. DSP
- CPU
- ??
- DSP (Digital Signal Processor)
- Digital Signal Processing ??? ???? ???? ??
- Characteristics of DSP algorithms
- Computation-intensive
- Multiplication-intensive
- Special computation
- Data intensive
- Large amount of data
- No locality in data (Cache is not very useful)
- Iterative
- For-loop
- Real-time
41??? ???? ??
42????
43????
Bluetooth
Wireless LAN (WiFi)
Wireless MAN
ZigBee
????? (WiBro)
UWB
WiMax
44?? ????? ??
45Ubiquitous Seamless Service
46SoC Crisis
47? ?
- SOC ???? ???? ???? ??? ??
- ?? VLSI? ??? ???? ???, ????, ????,
?????? ??? ????? ?
48????
- S. Haykin, "Communication Systems", John Wiley
Sons, 4th edition, 2001 - Chapter 2 Continuous-Wave Modulation
- Chapter 6 Passband Digital Transmission
- Chapter 7 Spread Spectrum Modulation
- Chapter 10 Error Control Coding
- B. Sklar, "Digital Communications Fundamentals
and Applications", Prentice Hall, 2001 - Chapter 1 Signals and Spectra
- Chapter 4 Bandpass Modulation and Demodulation
- www.ieee802.org
49(No Transcript)