WildFire: A Scalable Path for SMPs - PowerPoint PPT Presentation

1 / 13
About This Presentation
Title:

WildFire: A Scalable Path for SMPs

Description:

WildFire: A Scalable Path for SMPs Erick Hagersten and Michael Koster Sun Microsystems Inc. Presented by Terry Arnold II Introduction What was the goal? – PowerPoint PPT presentation

Number of Views:147
Avg rating:3.0/5.0
Slides: 14
Provided by: Terry438
Category:

less

Transcript and Presenter's Notes

Title: WildFire: A Scalable Path for SMPs


1
WildFire A Scalable Path for SMPs
  • Erick Hagersten and Michael Koster
  • Sun Microsystems Inc.
  • Presented by Terry Arnold II

2
Introduction
  • What was the goal?
  • How did they achieve it?
  • CMR
  • HAS
  • Competitive Comparisons
  • Results
  • Questions

3
The Goal
  • In the past people have been skeptical about the
    ability of SMPs to continue to scale due to their
    bandwidth limitations
  • The trend has been to switch to cc-NUMA
  • To improve the scalability of SMP technologies

4
Cc-NUMA issues
  • Great scalability but have less than optimal
    access patterns
  • Require high software optimization for capacity
    and conflict misses
  • Non trivial scheduling, etc. (resource and memory
    management)

5
How?
  • The answer is the same as the answer to all
    engineering problems, that is, throwing new
    acronyms at the problem
  • Coherent Memory Replication (CMR)
  • Hierarchical Affinity Scheduling (HAS)
  • Both of these exploit locality as a means of
    increasing performance (that is for OLTP
    workloads)

6
The Overview
7
The Acronyms CMR
  • S-COMA with fixed home locations for each address
  • Shadow physical pages
  • Coherence at hardware level (64 byte)
  • Things start out cc-NUMA and changed into CMR
    based on hardware counters that monitor memory
    access patterns
  • Limitations memory-resident pages and large
    physical pages can only be replicated explicitly

8
The Acronyms HAS
  • Schedules in the following way
  • Last processor it ran on
  • Same node processor
  • Remote node processor (when load balances exceeds
    threshold)

9
Implementation
  • 2 ASICs NIAC (coherence), NIDC (bit sliced
    interconnect)
  • These improve upon latency of a switch
  • NIAC Interface and Global-Coherence Layer
  • Translators and Counters

10
Competition
  • The SGI Origin and Sequents NUMA-Q

11
Results 1
12
Results 2
13
Questions?
Is this solution too dependent on the software
(kernel modifications)? How compatible are CMR
and HAS with the other DSM solutions?
Write a Comment
User Comments (0)
About PowerShow.com