Title: The%20Design%20and%20Implementation%20of%20BESIII%20EMC%20Trigger%20System
1The Design and Implementation of BESIII EMC
Trigger System
2 Outline
- Introduction
- Trigger condition
- The hardware design of EMC Trigger System
- Module details
3 Introduction
- The Electromagnetic Calorimeter (EMC) comprises
of ??? 44?120 5280CsI crystals in barrel, 960
crystals in endcaps, which is used to detect
photons and electrons, to select Bhabha events
and pure neutral events.
4- BESIII EMC Trigger System has two ways to pick
out good events . One is based on the position
and counts of the cluster, the other is based on
the position of the energy block and the total
energy deposition in the EMC.
5 Trigger condition
- Trigger cell.
- The trigger condition from the trigger clusters.
- The trigger condition for energy selection.
6 Trigger cell
- 1?size and threshold
- 44 crystals make up a trigger cell
- in the barrel while in the endcap this
- number changes to 15 or 16
- TC threshold is chosen as 60-80Mev .
- 2?the rising-edge of the over-threshold
- signal contains the timing information of
- the TC.
- 3?In order to pick out real, isolated
- clusters, the cluster isolating algorithm
- must be applied to all the neighboring
- Clusters.
7- BEMC use 33 TCs to pick out the isolated
clusters according to the most right and top
rule. For example , to judge the NO.0 TC, NO.0
must be hit,NO.1 and NO.3 cant be hit ,NO.4
and NO.8 cant be hit together. - EEMC each endcap has 32 TCs ,which are later
transformed into 16 big TCs. For example ,NO.0
and NO.1 are big TCS, to judge the NO.0 TC, NO.0
must be hit and NO.1 cant be hit.
8 The trigger condition from the trigger
clusters
- 1?The clusters in the barrel Nclus gt1,
- Nclus gt2.
- 2?Back to Back condition in the barrel
- and endcap. (BclusBB,EclusBB)
- Barrel One cluster corresponds to
- 35 (Z??)clusters in the opposite
- position.
- Endcap One cluster corresponds to
- 3 clusters in the opposite position.
9- 3?Cluster balance in ? direction
- Barrel TCs in the same ? direction are organized
into 30 cell strips using the method of logic
or. One cell strip corresponds to 15 cell
strips in the opposite position. - Endcap One big TC corresponds to 7 TCs in the
opposite position. - -------balance of the barrel balance of
the endcap Clus_PHI. - 4?Cluster balance in z direction
- Both sides should have an isolated cluster at the
same time.
10The trigger condition for energy selection
- 12 energy blocks for barrel , EB1-EB6(EAST),WB1-WB
6(WEST). - 4 energy blocks for endcap, EEB1,EEB2,WEB1,WEB2.
- 1?Energy threshold the high threshold for the
total energy deposition in the barrel (BEtot_H
)and in the endcap (Eetot_H) is 2.3Gev. - 2?The middle threshold for the total energy
deposition(Etot_M) is 700Mev and the low
threshold for the total energy deposition
(Etot_L) is 200Mev. - 3?Energy balance in z direction (BL_Z ).
- 4?Differential energy balance in z direction
(Diff_B and Diff-E). - 5? Energy block balance(BL_BLK).
- 6? Endcap energy balance in z direction (BL_EEMC).
11 The hardware design
Comparing the sum of the energy deposition both
in barrel and endcap with the corresponding
threshold and create the energy trigger
condition . Process the block energy to get the
balance condition of energy.
- comparing the TC energy with the energy threshold
for the cluster counting, picking out the time
information of the EMC ,adding the TC energy to
the block energy.
threshold
comparator
Energy block balance
Energy condition
Add up to the energy block
FADC
fiber
threshold
Total energy
ETOT
Pick out the timing information
Receive analog signal
Locate the cluster position
Shaping Of the TC
fiber
Judging cluster
Cluster condition
TCBA
Count the cluster
the Read-in and arrangement of the TC, pick out
the isolated clusters using the cluster isolating
algorithm , create some trigger condition such as
cluster counting ,back to back, and so on.
TC adding
CSUM
Cluster distributing
12- TCBA module comparing the TC energy with the
energy threshold for the cluster counting,
picking out the time information of the EMC
,adding the TC energy to the block energy. - CSUM module the Read-in and arrangement of the
TC, pick out the isolated clusters using the
cluster isolating algorithm , create some trigger
condition such as cluster counting ,back to
back, and so on. - ETOT module Comparing the sum of the energy
deposition both in barrel and endcap with the
corresponding threshold and create the energy
trigger condition . Process the block energy to
get the balance condition of energy. - TCBAT module create the test signals for the
TCBA module . 30 channel LVDS signals ,L1, TSYNC,
FRST, RST and CLK signals.
13 Module Detail
14- 1?Timing circuit.
- Abundant time information exists in the detector
output signals. - The performance of the signals from the
preamplifier - Maxim amplitude 2V
- Gain uniformity 20
- Shaping parameter uniformity 20
- Peak time 1 ?s
- When the amplitude and peak time of the input
signals change, time jitter should be small.
15- We need to find the zero crossing time, which is
difficult to confirm. Thats why a proper
threshold might play an important role here. Low
might be good but too low will cause noise
trouble. - Case 1 the signal amplitude changes, here
P1,P2. (T2-T1) is the time jitter. - Case 2 the signal peak time changes, here
P1,P3. (T3-T1)is the time jitter.
16- we use two ways on the test board comparing
with each other. - Zero crossing timing
- Leading edge timing
- As a result , leading edge timing is better.
17- 2?TCs Energy adding circuit.
- We add up the 30 channel TCs energy to the block
energy by two amplifier layers. - A FADC is needed to convert the block energy to
digital signal. - The digital energy signal is divided into two
parts, one is transmitted through fiber after
parallel-to-serial conversion. The other is
partly stored in FPGA for testing later.
18- 3?FPGA
- To receive the digital output signals of FADC and
discriminator. Working at normal mode ,FPGA just
send the data to TLK1501(parallel-to-serial).
While at test mode, FPGA can read, write, and
interrupt through VME bus. - The interrupt service allows the vme bus to read
out the data saved in FPGA RAM in the BLOCK
READ way, through which we can get the data to
recover the analog block energy signal and get
the relative time jitter.
The recovered analog signal
19- All the above is for the primary function of TCBA
module. - In the second version, an analog switch is added
to eliminate the noise .When the signal crosses
this threshold , the switch is turned on, then
the signal is allowed to go into the adding
circuit. - In the third version, we use ROCKETIO mode
instead of TLK1501 to do parallel-to-serial
conversion. Monostable multivibrator is used to
stretch and delay the discriminated signals .(In
the first two version, this is done in FPGA.)
Then the and signals are converted from TTL to
LVDS, then to FPGA. The LVDS signal level is
lower than TTL , which can reduce the cross-talk
interference. version 1 and version 2 has already
been finished and PCB of version 3 is also ready
now.
20Csum module
12 barrel TCBA boards and 4 encap TCBA boards
21- 1?Array the discriminated
- signals received from TCBA.
- The barrel data is reconstructed
- to a diagram and the endcap
- data is stored in two 32-bit
- registers.
22- 2?Cluster isolating algorithm.
- TC 0(6 of line 3) is determined by TC 0 ,TC 1(6
of line 2), TC 3( 7 of line 3) , TC 4 (6 of line
4) and TC 8( 7 of line 4). - S0(final)S0(not(S1 S3))(not (S4S8))
S1
S0
S4
23- 3?Trigger condition
- Different algorithm creates
- different condition . its
- impossible to introduce
- all kinds of algorithm, so
- I just want to introduce the
- algorithm of BCLUSBB.
BCLUSBB
Nclus1 Nclus2
CLUS_Z
ECLUSBB
CLUS_PHI_B
CLUS_PHI_E
CLUS_PHI
24- BCLUSBB( back-to-back condition of barrel)
- Firstly, a reverse is taken from line NO.0 to
NO.14. - Secondly , after and method is applied among
line NO.15 to NO.29, which means it is used for
one TC and the 15 corresponding neighboring TCs
, the logics are stored to their original
position. - Finally, a new planar table is created.
25- use the formula below to get the BCLUSBB
condition. - If (R0N and R15OR) (R1Nand R16OR) (R13N
and R28OR) (R14N and R29OR) is 000000000000
,BCLUSBB is 0, else BCLUSBB is 1.
26- 4?FPGA on-line configuration
- VME can read ,write ,erase and reset the FLASH
Memory by CPLD . - After Power-On, the configuration data in Flash
Memory will be configured into FPGA by CPLD. - If VME gives a reconfiguration signal, the data
in Flash Memory can be reconfigured into FPGA. - VME can also reconfigure FPGA by CPLD without
Flash Memory.
27- We are debugging the CSUM version 1 now.
- The ETOT is still in design and to be
implemented. We are going to use the same PCB as
CSUM.
28TCBAT module( test board for TCBA)
- The output analog signal is from DAC, which is
controlled by FPGA. - The amplitude of the output signal is controlled
by the digital potentiometer. - The output is 32-channel LVDS signal and
L1,TSYNC,FRST,RST and CLK signals.
29- This module has been finished.
- The diagram below is the waveform of the output
signal.
DS0
LVDS LEVEL OUTPUT SIGNAL
30Thank You!