Mircea Bogdan, NSS2007 - PowerPoint PPT Presentation

About This Presentation
Title:

Mircea Bogdan, NSS2007

Description:

Title: CDF Drift Chamber Signal Analyzer Board Author: bogdan Last modified by: cratelaptop Created Date: 5/30/2001 6:24:59 PM Document presentation format – PowerPoint PPT presentation

Number of Views:117
Avg rating:3.0/5.0
Slides: 9
Provided by: bog119
Learn more at: https://edg.uchicago.edu
Category:
Tags: bogdan | mircea | nss2007

less

Transcript and Presenter's Notes

Title: Mircea Bogdan, NSS2007


1
Custom 14-Bit, 125MHz ADC/Data Processing Module
for the KL Experiment at J-Parc
  • M. Bogdan, J. Ma, H. Sanders, Y. Wah
  • The University of Chicago

2
Custom 14-Bit, 125MHz ADC DAQ - Block Diagram
DAQ designed for an International High Energy
Physics Experiment (to study CP Violation) at
the new Japanese Accelerator Complex.
  • CsI DAQ up to 2,816 Ch 14Bit/125 MHz
  • Veto DAQ up to 512 Ch 14Bit/125 MHz
  • BHPV DAQ up to 100 Ch 12Bit/500 MHz.

Custom Boards - 14-Bit ADC-125MHz, - 12-Bit
FADC-500MHz, - Crate Traffic Control Module, -
System Trigger Module.
3
Custom 14-Bit, 125MHz ADC CsI Crate - Block
Diagram
  • 6U VME Crates
  • 16 ADC Boards/Crate
  • Local Processing
  • Continuous Readout
  • Simultaneous Sampling.

4
Custom 14-Bit, 125MHz ADC Module Block Diagram
  • Each ADC channel - one AD9254 chip 14
    bits/125MHz
  • 10-Pole Filter/Shaper Included on Board
  • One STRATIX II FPGA EP2S60F1020 for 16 ADC
    channels
  • Trigger rate 10kHz, 32 samples/trigger (256ns)
  • Input Pipeline 25us depth (3,200 samples)
  • Two VME readout buffers - max 128 triggers, (10
    ms).

5
Custom 14-Bit, 125MHz ADC Module Schematic Top
Level
  • LVDS Inputs
  • 8-Bit Parallel
  • LVDS Outputs
  • 16-Bit Parallel
  • 12-Bit Serialized
  • Readout
  • VME32/64 with CBLT
  • GLINK/SLINK if needed.
  • Actual Module Schematic DA/Mentor Graphics

6
Custom 14-Bit, 125MHz ADC Analog Channel
Analog Channel Schematic
Filter/Shaper Simulation
7
Custom 14-Bit, 125MHz ADC Hardware
  • 16 Channel, 14 bits, 125 MSPS ADC
  • 10 pole input filter configurable
  • Powerful local processing with FPGA
  • Low cost, 6U VME64 with CBLT.
  • Built and tested 2 prototypes
  • Full-Scale Input 250mV/50Ohm
  • Input noise 35 uV RMS

8
14-Bit, 125MHz ADC Board
Preliminary Testing Results
Simulation - Shaper In and Out
VME Acquisitions with new ADC Board
Scope Plots - Shaper In and Out
Write a Comment
User Comments (0)
About PowerShow.com