Design Goal - PowerPoint PPT Presentation

About This Presentation
Title:

Design Goal

Description:

Design an Analog-to-Digital Conversion chip to meet demands of high quality ... Vonage, Skype, and CRM. Impact On Customers. Secure Private Telephony ... – PowerPoint PPT presentation

Number of Views:61
Avg rating:3.0/5.0
Slides: 10
Provided by: ece9
Category:
Tags: design | goal | vonage

less

Transcript and Presenter's Notes

Title: Design Goal


1
Design Goal
TEAM W3Digital Voice Processor 525
Jarrett Avery Sean Baker Huiyi Lim Sherif
Morcos Amar Sharma
Date 1/25/2006 Design Proposal
  • Design an Analog-to-Digital Conversion chip to
    meet demands of high quality voice applications
    such as Digital Telephony, Digital Hearing Aids
    and VOIP.

2
Why DVP-525?
  • Customers in Pain
  • Government and Security Agencies
  • Hearing Aid Owners
  • Digital Voice Providers
  • Vonage, Skype, and CRM
  • Impact On Customers
  • Secure Private Telephony
  • Custom Hearing Aids for Specific Conditions
  • Better-Cheaper Telephone Service (VOIP)
  • More Accurate Speech to Text

3
Applications
  • Any Communication Device
  • Encrypted Digital Telephony
  • Digital Hearing Aids
  • Voice Over IP
  • Speech Recognition

4
Alternative Project Ideas
  • Shoe Odometer
  • Digital Equalizer
  • ADC Health Monitor
  • Multi-Single Channel Audio Converter
  • Video Over CAT-5
  • SMART Smoke Detector
  • Auto Swiss Army Knife

5
Design Breakdown
6
Overall Chip Block Diagram
Sample Delta Sigma Analog to Digital Converter
7
Transistor Estimate
  • Analog
  • 4 x Analog Op Amps, 4 x 24 96
  • Capacitive Resistive Elements
  • Digital
  • 5 x 8-bit Adder, 5 x 2300 11500
  • 3 x 8-bit Multiplier, 3 x 2100 6300
  • 1 x 8-bit Divider, 1 x 4800 4800
  • Total Transistors 23,176 (9,300 Design)

8
Design Decisions
  • Chose Delta-Sigma Modulator
  • Continuous Time instead of Discrete
  • Decimator
  • Digital Low Pass 8-Bit Output
  • 3-5 Stage Sync Filter
  • Multiplier/Divider/Adder
  • Non-floating point
  • 16-Bit Output

9
Problems and Questions
  • What is minimum clock speed to work?
  • 20Hz to 20KHz _at_56Kbit/s
  • Complexity of Modulator/Decimator
  • 2nd Order instead of 1st Order?
  • Stability of Modulator Ideal Op Amp
  • of Stages for Decimator
  • Possibility of Last Stage Function
  • . Are we Crazy?
Write a Comment
User Comments (0)
About PowerShow.com