VerilogA CMC Compact Model Validation Suite Status Update

1
Verilog-A CMC Compact Model Validation
SuiteStatus Update

• Marek Mierzwinski
• Boris Troyanovsky
• Tiburon Design Automation
• May 2006

2
Agenda

• Introduction
• Schedule
• Examples
• Status
• Discussion topics

3
Introduction

• Goal to develop a test suite available to serve
  as a reference for verification of Verilog-A
  implementations.

4
Project Schedule

• March project planning
• June (CMC meeting)
• deliver beta test suite
• July-August
• CMC member feedback
• October
• deliver final test suite

5
Feedback

• Feedback from CMC members received
• Additional test suggestions
• Variations
• Initial conditions
• Coercion
• Macros
• Parameters, ranges, types
• Multiplicity
• Requests for netlist neutrality

6
Project Status

• Approximately 75 complete
• 100 tests
• Complete tests
• May 22
• release to CMC members for feedback
• July-August CMC member feedback
• October
• deliver final test suite

7
Example test

• Test Philosophy
• Minimal model complexity to illustrate language
  feature
• Netlist should be as generic as possible
• Use Verilog-A test module to test results if
  appropriate

Circuit Title Test ddx in user defined
function CMC-TEST --- Pass --- Max
abs_diff(tol1e-06) 1.42e-29, rel_diff(tol0.001)
0 CPU time since last call 0.040
seconds. Total CPU time 0.040 seconds. Current
dynamic memory usage 135168, Dynamic memory
limit 4294967295.
8
PSP Model Validation

• Simple netlist simulates any Verilog-A device
• Test module compares to expected data (stored in
  table)
• Pass/Fail reported (with tolerances)
• Plots of data available

Verilog-A model
expected
(Model modified to show an error)
9
Discussion Topics

• Non-SPICE format
• Distribution format
• tar file

10
Tiburon Design Automation www.tiburon-da.com
11
Distribution Proposal

• Tar file with snapshot of
• documentation
• tests
• references
• We expect the tests to evolve as the language
  changes
• Internet provides various methods to easily
  support community discussion and input
• Wiki
• Discussion forum