8 Bipolar Transistors - PowerPoint PPT Presentation

1 / 35
About This Presentation
Title:

8 Bipolar Transistors

Description:

Upgrading NPN == tries to increase EBJ area for higher Beta. problem : ... Moderate Speed. Layout to reduce RB (for higher speed) ... – PowerPoint PPT presentation

Number of Views:68
Avg rating:3.0/5.0
Slides: 36
Provided by: jasEngB
Category:

less

Transcript and Presenter's Notes

Title: 8 Bipolar Transistors


1
8 Bipolar Transistors
2
Small-signal NPN
  • Variations of standard Bipolar -- When
    single-level Metal M1 only -- stretching
    terminals to allow one or more leads to route
    between terminals

Stretched-terminal Transistor
Stretched-Collector
Stretched-Base
3
  • Upgrading NPN gt tries to increase EBJ area for
    higher Beta
  • problem - pinched Base leads to high RB
    - Emitter crowding !
  • OK for High b, Moderate Speed

4
  • Layout to reduce RB (for higher speed)
  • but also reduces BETA (due to small
    Area/Periphery ratio)

C
B E B E B E B
  • double-Base reduces RB to about 0.25 RB
  • superior freq. response,
  • inferior b

5
Substrate PNP -- in standard Bipolar
  • lacks full isolation

P
N
P
6
  • NPN
  • Doping level
  • Emitter diffusion 1020 cm-3
  • 10 Ohm
  • Base diffusion 1017 cm-3
  • typical b 150 (_at_ 0.8mA/mm2)
  • Substrate PNP
  • Doping level
  • Emitter (Base diffusion of NPN) 1017 cm-3
  • 100 Ohm
  • Base (Nepi doping) much lower
  • typical b 30 (_at_ 30mA/mm2)
  • typical Ic 1 - 2 mA
  • not practical for high current PNP !

7
Higher-current substrate PNP
E 25 mm wide Not to be wider than 25-50 mm
because of pinched sheet 10kW/sq. under Emitter.
8
Lateral PNP in standard Bipolar
  • not much can do to boost Switching speed
  • Beta can be improved by layout.
  • Narrower Base Width gt higher Beta, lower VA
  • Wider Base Width gt lower Beta, larger VA
  • b VA const. Approximately.
  • b depends on
  • g emitter injection efficiency
  • NB base doping
  • tB base recombination
  • WB Base width
  • Collection efficiency ? under Layout
    designers control.

9
Lateral PNP in standard Bipolar
Drawn width
Actual width
Pbase
Pbase
Pbase
E
C
C
Effective width
B
10
Constructing Lateral PNP
Example layout -- basic
11
Example Split-Collector Lateral PNP
C
C
1/4-1/4-1/4-1/4
1/2-1/2
1/6-1/6-1/6-1/4-1/4
12
Current Mirror using Split-Collector Lateral PNP
Simplified Schematic circuit
Q1A
1/2
E
Q1B
1/2
13
  • Collector-Ring Circular vs. Square
  • Circular
  • Base width well defined and shorter
  • Good Area/Periphery ratio
  • Difficult to layout
  • Square
  • Base width longer due to longer diagonal path
  • Poor Area/Periphery ratio
  • Easier Layout

14
Example hot-dog transistor, arrayed-emitter
transistor
  • current is proportional to the of emitters
  • hexagonal packing for small area

15
ALTERNATIVE SMALL-SIGNAL BIPOLAR TRANSISTORS
  • (1) Extensions to Standard Bipolar
  • Super-b NPN gt low input current diff pair
    for opamp
  • deep-P PNP
  • Deep Emitter diff gt small WB lt0.1mm
  • Beta gt 5000 !
  • Punch-thru at 1-3 Volts VA 1-3Volts

Super-b NPN
Standard Bipolar
16
  • deep-P PNP

Standard Bipolar lateral PNP
Deep-P lateral PNP
  • Improved emitter injection
  • deep diff gt larger fraction of minority
    injection from the
    sidewalls ! gt 2-3times higher current density
  • high current Beta rolloff at
    200-500mA in deep-P laterals versus 100-200mA
    in pBase laterals.

17
Layout of CMOS Substrate PNP
  • Thinner Source-Drain regions (a CMOS trend)is
    accompanied of reduced gains ? because of metal
    contacts in close proximityof PN junctions.
  • Carriers when reach metal contacts recombine
    instantaneously ? which steepens
    minoritycarrier concentration profile in
    Emitter, thusreduces g injection
    efficiencyIEp/(IEnIEp)
  • Place small contacts far away from the edge.

18
Layout of Lateral PNP in NWell CMOS
  • Field plate Poly ? PolyVE, No PMOS channel
    in Base
  • PSD for E and C self-align to Poly plate ?
    very short WB

19
Layout of Shallow Well NPN in CMOS
  • Two types of CMOS Transistor
  • lower V Tr for core logic, ex) 5V
  • higher V Tr for analog and interface, ex) 15V
  • multiple Wells. Shallow, heavy doping low V
  • Deep Nwellhigh V PMOS
  • Shallow Nwelllow V PMOS
  • Shallow Pwelllow V NMOS
  • CDI NPN using Shallow Pwell
  • Large bgt100, lower VA
  • Punchthru problem (C total depletion)

SPwell thin, lightly doped
20
IC-VCE Characteristic With or W/O DeepN NBL
21
(2) Analog BiCMOS
- Standard Bipolar N-type (111) epi - BiCMOS
P-type (100) epi gt Nwell, graded diffusion
higher resistivity for N-collector gt if no
deep-N sinker, then soft transition
22
(2) Analog BiCMOS
- CDI NPN - (collector diffused isolation)
(standard bipolar NPN)
gt Vop is limited to 15-20V due to shallow NWell
23
(2) Analog BiCMOS
  • Extended-Base NPN for higher VCEO 40-60V
  • at the expense of poor VA and reducedsafe
    operating area.
  • Base pBase pEpi
  • Collector NBL. There is no NWell
  • lower VA, reduced Gummel number

24
(4) Advanced Bipolars
  • Fast BJT (control saturation, junction Cap, base
    R, and base transit time tt)
  • Special, reduced EBJ area NPN Washed-emitter NPN

? Eliminates overlap of Emitter diff of emitter
contact
Washed-Emitter NPN
Conventional diffused NPN
25
(4) Advanced Bipolars
  • - Polysilicon Emitter
  • much thinner, precisely controlled
  • emitter diffusions than Washed-emitter

gt Betas up to six times greater
26
- Oxide Isolated Transistors
27
- Oxide Isolated Transistors
  • Modern processes replace LOCOS by STI (shallow
    trench iso)
  • Too large distance between Base contact and
    Emitter
  • increases RB and CBC

28
- Oxide Isolated Transistors
  • Ppoly contacts Base
  • Npoly contacts Emitter
  • Reduces E to B distance

29
- Oxide Isolated Transistors
Fab Steps
?
?
  • high-Energy N-type implant (SIC)

?
  • brief, high-T anneal causes Boron to diffuse
    fromP-poly to underlying Nwell, turn Nwell Si to
    p-Si(Extrinsic Base).

SICself-aligned Implanted subcollector
30
  • SiGe Transistor
  • SiGe HBT can have over 50 GHz

- Fast(high speed) BJT double-poly
self-aligned SiGe fast tB(base transit time),
high b, high VA.
31
  • SiGe Transistor
  • SiGe HBT can have over 50 GHz

- High energy implant forself-aligned
sub-collector
32
  • SiGe Transistor
  • SiGe HBT can have over 50 GHz
  • B-doped SiGe (epi)
  • oxide/nitride on top

33
  • SiGe Transistor
  • SiGe HBT can have over 50 GHz
  • Etch Emitter window thru oxide/nitride stack
  • As-doped npoly deposited into window as Emitter

34
  • SiGe Transistor
  • SiGe HBT can have over 50 GHz

35
SiGe HBT
Table 1 Comparison of CMOS with conventional and
SiGe BJTs (After Harame)
SiGe Base is graded for higher E-field, And
faster Base Transit ? higher fT
SiGe HBT cross-section
Write a Comment
User Comments (0)
About PowerShow.com