PHENIX Silicon Endcap

1
PHENIX Silicon Endcap
Gerd J. Kunde

• Not pixels but mini-strips !
• Not ALICE chip
• designed for 100 fC capacity
• bump bonding issues not solved
• power too high (1 Watt)
• too slow
• (no redesign man power available anyway)
• Instead custom design from FNAL for mini-strips
• Ray Yarema will present details

2
Si Vertex - Preliminary Design
3
Si Lampshade Layout
preliminary

• 50 mu radial pitch (z vertex reconstruction)
• 3000 mini-strips
• 3.5 cm lt r lt 18.5 cm
• 128 towers in phi
• mini-strips from
• 2.2 mm to 11.6 mm
• 2 rows of strips in one
• double-tower
• 8 (16) wedges in one lampshade
• 8 lampshades ( 20 degree tilt)

r 18.5 cm
3000
1
r 3.5 cm
4
Cable Routing
35 degrees
Needs lots of integration work
5
NEXT Ray with all of FNALs ideas on this !

• FNAL has vast experience ..
• SVX n
• pixel for btev
• Incredible infra structure at FNAL
• we are still in awe ?
• Detailed plan budget at end of his talk
• Summary 50 mu Ministrips from 2 11 mm with
  custom FNAL chip readout, could be used for
  barrel too .