TG4a%20UWB%20PHY%20Activity%20summary%20March-%20May%202005 - PowerPoint PPT Presentation

About This Presentation
Title:

TG4a%20UWB%20PHY%20Activity%20summary%20March-%20May%202005

Description:

Submission Title: TG4a UWB PHY Pulse Peak to Peak voltage versus CMOS technologies ... slower), second is General Purpose techno (more leakage but higher speed techno) ... – PowerPoint PPT presentation

Number of Views:17
Avg rating:3.0/5.0
Slides: 4
Provided by: philipp90
Learn more at: https://grouper.ieee.org
Category:

less

Transcript and Presenter's Notes

Title: TG4a%20UWB%20PHY%20Activity%20summary%20March-%20May%202005


1
Project IEEE P802.15 Working Group for Wireless
Personal Area Networks (WPANs) Submission Title
TG4a UWB PHY Pulse Peak to Peak voltage versus
CMOS technologies Date Submitted 15 May
2005 Source Philippe Rouzet (STMicroelectronics
) Contact Philippe rouzet Voice 41 22 929
5866, E-Mail philippe.rouzet_at_st.com Abstract.
Brief revue of Integrated Circuit CMOS
technologies for evaluation of optimum peak to
peak voltage to be used for UWB PHY pulses. The
figures refer to STMicroelectronics
technologies Purpose To provide a basis for
further discussion on UWB PHY . Notice This
document has been prepared to assist the IEEE
P802.15. It is offered as a basis for discussion
and is not binding on the contributing
individual(s) or organization(s). The material in
this document is subject to change in form and
content after further study. The contributor(s)
reserve(s) the right to add, amend or withdraw
material contained herein. Release The
contributor acknowledges and accepts that this
contribution becomes the property of IEEE and may
be made publicly available by P802.15.
2
CMOS peak to peak Voltage for pulse transmission
(1/2)
  • Summary  (based on STMicroelectronics CMOS
    technology)
  •  
  • Techno. node  0.18um   0.13um     .09um
    0.065um
  • --------------------------------------------------
    ----------------------------------------
  • core (V)     1.8       1.2     1.0 /1.2
    (0.9/1.2)
  • I/O (V)        3.3        2.5/3.3   2.5/3.3
  •  
  • Comments see next slide
  •  In summary,
  • as a semiconductor company, ST would
    recommend to consider 1 V ptp max. and even less
    for durability of the pulse definition (next CMOS
    generations to come) if our primary concern is
    cost, power consumption and multi fab.
    compatibility.

3
CMOS peak to peak Voltage for pulse transmission
(2/2)
  • Comments
  • 1) obviously newer CMOS technology --gt lower
    voltage
  • 2) when 2 figures (e.g. 2.5/3.3), first is Low
    Power techno (low leakage, slower), second is
    General Purpose techno (more leakage but higher
    speed techno). For 15.4a, a good idea is to use
    Low Power. Indeed the ptp V is a little less
  • 3) normally the figure to consider is core
    Voltage. However a trick exists add one gate
    Oxide layer and then develop a PA final stage
    powered at I/O Voltage. Obviously a little more
    expensive.
  • 4) Effect of antenna may have to be considered
    (inductive effect potentially causing overshoot
    at the PA output)
  •  
Write a Comment
User Comments (0)
About PowerShow.com