EECE 631 Microcomputer System Design Lecture 17 - PowerPoint PPT Presentation

1 / 25
About This Presentation
Title:

EECE 631 Microcomputer System Design Lecture 17

Description:

Consider a clocked flip flop. Set up time: How long stable input prior to clock. Hold time: How long stable input after clock. What happens if these conditions not ... – PowerPoint PPT presentation

Number of Views:46
Avg rating:3.0/5.0
Slides: 26
Provided by: lenh
Category:

less

Transcript and Presenter's Notes

Title: EECE 631 Microcomputer System Design Lecture 17


1
EECE 631Microcomputer System DesignLecture 17
  • Spring 2008
  • Chris Lewis
  • clewis_at_ksu.edu

2
Timing
  • Want to add a memory element
  • Memory
  • Peripheral
  • Can the CPU work with that device?
  • Insure that it will always work, not just
    typically work
  • How many wait states are required?

3
Basic Idea of Timing
  • A signal originates from one chip
  • A signal is required by another chip
  • Originating chip gives time specifications that
    it guarantees it will meet.
  • These guarantees are ultimately related to a
    clock signal, but often given relative to another
    signal
  • Receiving chip gives timing requirements on
    signals.
  • These requirements are ultimately related to a
    clock signal, but often given relative to another
    signal.
  • Often chips perform much better than the
    specifications provided. That is, a memory chip
    will work even though it is not guaranteed to do
    so.. Until it gets too hot/cold etc.
  • Always design to max/mins, not to typicals.

4
Simple Example
  • Consider a clocked flip flop
  • Set up time How long stable input prior to clock
  • Hold time How long stable input after clock
  • What happens if these conditions not met?

5
Rise and Fall times 10-90
6
AT91SAM7SE (external memory)
Clock Clock Enable Chip Select Bank Select Row
Signal Column Signal Write enable Data mask
enable Address Data
7
SDRAM controllerSDRAMC
8
(No Transcript)
9
What is this?
10
Table of Specs
Clock enable guaranteed to be stable (high)
before a Rising edge of the clock Clock enable
guaranteed to remain stable (high) after rising
edge of clock Same for low
11
Typical Write Timing
12
Typical Write Timing
1. Address is selected
13
Typical Write Timing
2. Address is selected And Data is presented,
Which first?
14
Typical Write Timing
3. Pulse WE
15
Typical Write Timing
4. Address and Data become invalid
16
Typical Write Timing
3. CS rises, and we are done
17
Write Parameters
18
Requirement-VS-Guarantee
  • Device providing signal guarantees
  • Device receiving signal sets requirements
  • Basic Timing Question
  • DO Guarantees Meet Requirements
  • Write an inequality equation for each requirement
    and solve.
  • Always use worst case.

19
Typical Memory Chip
20
(No Transcript)
21
Read Terms
22
Write Terms
23
Read Cycle Timing
24
Write Cycle Timing (1)
25
Write Cycle Timing (2)
Write a Comment
User Comments (0)
About PowerShow.com