Design and Implementation of Low Power, Highly Integrated Receivers for Indoor Wireless Systems - PowerPoint PPT Presentation

1 / 9
About This Presentation
Title:

Design and Implementation of Low Power, Highly Integrated Receivers for Indoor Wireless Systems

Description:

Framework for System/Hardware Codesign. Performance metric comparison ... Compile design using Matlab Real-Time Workshop. System Simulation of Zero-IF Receiver ... – PowerPoint PPT presentation

Number of Views:85
Avg rating:3.0/5.0
Slides: 10
Provided by: denni48
Category:

less

Transcript and Presenter's Notes

Title: Design and Implementation of Low Power, Highly Integrated Receivers for Indoor Wireless Systems


1
Design and Implementation of Low Power, Highly
Integrated Receivers for Indoor Wireless Systems
  • Dennis Yee
  • Robert Brodersen
  • University of California, Berkeley

2
Indoor Wireless Communications Systems
  • Emerging applications for indoor wireless
    connectivity
  • UMTS/IMT-2000, Bluetooth, InfoPad
  • Portability imposes constraints on size and power
    consumption
  • Unique features of indoor wireless systems
  • Short distances between transmitter and receiver
  • Partitions provide isolation
  • Indoor wireless systems relaxed sensitivity and
    selectivity requirements

3
Prototype A Zero-IF Receiver for W-CDMA
  • Zero-IF architecture for high integration and
    efficient power consumption
  • Low frequency notch filter eliminates DC offsets

4
Framework for System/Hardware Codesign
  • Performance metric comparison
  • Simulation to examine system/hardware interactions

5
Matlab Simulink Model of Zero-IF Receiver
  • Techniques used to decrease simulation time
  • Baseband equivalent modeling of RF signals
    (envelope simulation techniques)
  • Compile design using Matlab Real-Time Workshop

6
System Simulation of Zero-IF Receiver
  • pre-MUD
  • post-MUD
  • 10 users (equal power)
  • 13.5dB receiver NF
  • PLL -80dBc/Hz _at_ 100kHz
  • 2.5 I/Q phase mismatch
  • 82dB gain
  • 4 gain mismatch
  • IIP2 -11dBm
  • IIP3 -18dBm
  • 500kHz DC notch filter
  • 20MHz Butterworth LPF
  • 10-bit, 200MHz S-D ADC

Output SNR 15dB
7
LNA Design I
  • Common-source configuration
  • Preliminary simulation results using HP ADS
    (includes drain-induced gate current noise)

8
LNA Design II
  • Power consumption 6mW
  • On-chip inductors used for 50W matching and tuned
    load

9
Inductor Test Structures Measured Results
  • Measurements verified in HP Momentum simulator
  • For low resistivity substrates, eddy currents
    limit achievable Q
Write a Comment
User Comments (0)
About PowerShow.com